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Department ofComputer Science, Oregon State University, Corvallis, OR 97331, U,S.A. 
Abstract--Codes capable of correcting byte (column) and line (row) unidirectional errors are given. The 
codes use 3 check characters, 2 inverse residue checks, one over the rows and the other over the columns, 
and a third parity byte over the rows. Further, higher information rate line unidirectional error correcting 
codes are also proposed. The encoding/decoding methods for these codes are also investigated. 
1. INTRODUCTION 
Error correcting/detecting codes are used to improve the reliability of computer and communica- 
tion systems, and these error control coding methods have become an integral part of modern 
digital system design. In the past three decades an extensive theory on symmetric error control 
codes has been developed [1, 2], where symmetric errors are those in which either 1 ~ 0 or 0--* 1 
errors are equally likely in a data word. However, the error statistics in some of the recently 
developed memory and VLSI systems are of unidirectional type [3-7], i.e. errors can be 0 ~ 1 or 
1 --*0 types, but in any particular word all the errors are of same type. For example, in a shift 
register type memory a stuck-at-1 or a stuck-at-0 fault in a single cell will result in a constant output 
from the corresponding shift register [4]. In a byte-wide communication path a s-a fault in one of 
the data paths will also result in a constant data transfer. The errors due to these faults can be 
modeled as unidirectional errors. Further, it has been noted that the most likely errors in the ROMs 
and RAMs are of unidirectional type [3]. 
The codes proposed here, are for information messages, which can be modeled as 2-dimensional 
arrays. For instance, data are transferred byte-serially between the mass memory and the main 
memory in blocks. The data block can be considered as a 2-dimensional array. 
The cyclic redundancy codes (CRC), capable of correcting symmetric errors in magnetic tapes 
have been proposed by Brown and Sellers [8], Hong and Patel [9] and Sloane [10]. The code is 
capable of correcting single track symmetric errors when the erroneous track is unknown, or double 
track errors, when the erroneous tracks are known. Wakerly [5], Parhami and Avizienis [4] and 
Usas [6] have proposed arithmetic residue codes for detecting unidirectional errors in mass 
memories. In [11], we have given codes which can correct unidirectional errors in a single track 
(row). This code is similar to the CRC code except that the CRC is replaced by an arithmetic 
residue check (ARC). The information rate of the ARC codes is much higher than that of CRC 
codes. 
The code given in this paper is capable of correcting line (row) and byte (column) unidirectional 
errors. We assume that both byte and line errors do not appear simultaneously. Furthermore, we 
assume that the number of unidirectional errors in a line is less than 1/2, where 1 is the length of 
the data block. For example, in Fig. 1, the length of the data block is p + 1. The line unidirectional 
errors can be due to failures of the data path whereas the byte errors can be due to the transient 
external interference with the transmission bytes [12]. In [12], the author has given 2-dimensional 
inverse arithmetic odes for unidirectional error detection and line unidirectional error correction. 
The check bases are 2 b - 1 and 2" - 1, where b is the number of data lines and m is the number 
of bytes in the code. From the theory developed in this paper, it will be clear that the codes given 
in [12] cannot correct all unidirectional errors unless b is a prime or as mentioned in [1 1], the check 
base itself is a prime. 
In the rest of the paper, we refer unidirectional errors as, simply, errors, unless otherwise speci- 
fied. Further, the notation rB ]A refers to the least non-negative integer congruent to B modulo A. 
tThis research is supported by NSF Grants ECS-8307450 and DMC-8421104. 
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Fig. I. Code format for line and byte error correction. Bp ~= ARCl--arithmetic residue check 1; 
Bp = PB--parity byte; X h = ARC2--arithmetic residue check 2. 
2. L INE  AND BYTE ERROR CORRECTING CODES 
A. Basic theorems 
The fol lowing two theorems are the basis in establishing the error correcting capabil it ies of  the 
codes presented in this paper. 
THEOREM 2.1 
Let p (p > 1) be an odd prime and 1 ~< k < 2 p - I. Then k 2 ~ :~ + k 2 j mod (2 p - 1), where i -~ j 
and 0 ~< i, j <~ p - 1, i.e. k2 '  v~ + k rood (2 p - 1) for 1 ~< s ~< p - 1. 
Proof. First  we show that k2 s ~ k mod (2 p - 1) and then k2  s v~ -k  mod (2 p - 1). Let the binary 
representat ion of k be (ap_ ~, ap_2 . . . . .  a0). Then the binary representat ion of k2 s rood (2 p - 1) will 
be (ap_~ t, ap s-2, ap-.,.-3, a, , -4 . . . . .  ap ~_q . . . . .  ao, ap I . . . . .  ap ,) for (1 ~<s ~<p -- I) and 
(1 ~< q ~<p - s), i.e. the binary representat ion of  kT  rood (2 p - l) can be obtained by cyclic left 
rotat ion of  the binary number (ap_ t, ap 2 . . . . .  a0), s times. I f  k2 s = k mod (2 p -  1) then we get 
ap_ i = ap ] -~ = ap_ i - 2.~ = ap_ i - 3.~ = . . . .  Since p is a prime s generates all elements in Zp = {0, 1, 
2 . . . . .  p - 1}, i.e. the elements in the set {s, 2s, 3s . . . . .  (p - l)s} under mod p operat ion are all 
distinct and hence the set is equal to Zp. Therefore, when k2~= k rood (2 p -  1) for some s, 
1 <~s ~<p - 1, we get ap_~ =ap_2 . . . . .  a0=0,  i.e. k =0.  
Further,  when k = (ap ~, ap_2 . . . . .  ao), -k  mod (2 p -  1) will be equal to (~p_ ~, ~ip_2 . . . . .  ~i0), 
which is equal to one's complement  of  k. Thus, if the number of  ones in k is odd (even) then 
that of  -k  will be even (odd). This is so because, p, the length of  the word, is odd. Therefore 
k2 '  # -k  mod (2" -  1). []  
The second theorem, ment ioned below, was proved in [11], while designing unidirectional error 
correcting codes for shift register memories. Therefore, we state the theorem only. 
THEOREM 2.2 
Let A be the largest pr ime less than 2 b - 1. Then k2 ~ 4= _+k2 j mod A, where 1 ~< k ~< A - 1, 0 <~ i, 
j<~b-1  and i # j .  
B. Code fo rmat  
The code format is shown in Fig. 1. It is assumed that data are transferred byte serially in blocks. 
There are 3 check characters, ar ithmetic residue check 1 (ARC1),  ar ithmetic residue check 2 
(ARC2) and parity check (PC). ARCI  and PC are vertical bytes appended at the end of  the block, 
whereas ARC2 is a hor izontal  character appended in a separate line. The lengths of  ARCI ,  
PC and ARC2 are respectively, b, b + 1 and p bits. How these check characters are obtained is 
explained below. 
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Consider a byte, B~ = (aoi, a~ . . . . .  a(b_ Ut), excluding the ARC2 character bit. We assign an 
integer value to each of &s as 
Bi  = (aoi + a l l  21 + a2i 2 2 + • • • + alb- i)i 2h l). 
The character Bp_ ~ is the arithmetic residue check 1 (ARCl), which is equal to additive inverse 
of the sum of the information bytes under mod A operation, where A is an appropriate check base, 
i.e. 
Bp '=  -- :~'2B/ A" 
l j=0  
Then 
p- I  
B: = 0 mod A. 
j=0  
As explained later, A will be equal to 2 ~-  1 when b is a prime; otherwise A will be equal to the 
largest prime less than 2 h -  1. 
The number of bytes, excluding the vertical parity byte, in a data block is p, where p can be any 
prime number strictly less than A. However in order to get high information rate, p is taken to 
be the largest prime less than A. 
Consider any horizontal character, X~= (a~o, aa . . . . .  ail p ~)), excluding the parity bit, where 
0 ~< i ~< b. We assign an integer value to tills Xi as follows: 
Xi  = (a io2P  i + aa  2 p 2 + . . . 2a i (  p 2)21 _]_ ai(, 11). 
The last character, Xb, is the arithmetic residue check 2 (ARC2), which is equal to the additive 
inverse of the sum of the horizontal characters X0 through Xb ~ under mod (2P - 1) operation, i.e. 
Xb = - Ib~'t X im°d 1)1" 
Then 
b 
Xi=-Omod(2 p -  1). 
i=0  
The (b + 1) bits in the vertical character, Bp, are the even (or odd) parities over each of the 
horizontal characters. The parity byte is useful in distinguishing between the line errors and the 
byte errors. 
C. Code capability 
When there exist errors in a line, during data transfer, the number of parity bit failures can be 
zero or one. On the other hand, when errors occur in a byte, the number of parity bit failures will 
be greater than one. (A single bit error is considered as a line error). Thus, given the number of 
parity bit failures, it is always possible to distinguish the line errors from that of the byte errors. 
For error correction purposes, we define two arithmetic residue syndromes, S~ and $2, and a 
parity byte sydrome Sp, as follows. 
S'=I~=IB'  A 
$2 = j=~" 
: - I  
and 
P 
i=0 
where B: is a (b + l)-bit byte, including the ARC2 character bit. 
When there is no error during data transfer, we will have $1 -- 0, $2 = 0 and Sp = 0. When there 
are k errors, 2~<k~b+l ,  inabyte  Bp_~ i, 0~<i~< ~<p-1 ,  $2= +k2 imod(2  p - I )  for0--,1 
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type, and $2 = -k2  i mod (2  p - -  1) for 1 ---) 0 type. The value k and the erroneous bit positions (lines) 
can be obtained from the parity syndrome, S r. Thus once we identify the erroneous byte, error 
correction can be done easily. 
In order to identify the erroneous byte, the error syndrome $2 must satisfy the following two 
conditions: 
(1) For k errors, 2~<k~<b+l ,  inabyte  B~, ~ i, 0~<i<~p- l ,  the syndrome S2mustnot  be 
equal to 0, i.e. $2 = +kT ~ 0 mod (2 p -  l)). 
(2) The syndrome due to k errors in byte B~ ~ _ ~ must not be equal to that in byte Bp ~ ~, where 
i ¢ j ,  O<~i,j ~<p - I and 2~<k ~<h + 1, i.e. +k2 '  ~- _+k2 i mod (2  p -  1). 
Since it can be shown that k < 2 p - -  1 and 2 is relatively prime to (2 I ' -  1) the first condition is 
satisfied. Condit ion 2 follows from Theorem 2.1. Further, when the errors are in the parity byte, 
Bp, S~ = 0 and $2 = 0. Thus, syndromes due to byte errors are all distinct and so the code is capable 
of  correcting any byte errors. 
Now we consider the case of  line errors. When there are t-bit errors in a line character X,, 
0 ~< i ~< b - 1, the number of  parity bit failures will be zero or one, and S~ = + t 2 i mod A for 0 --) I 
errors or $1 = - t2  i mod A for 1 ~0 errors. Since we assumed that t ~< (p -  1)/2 the binary 
representation f $2 will have weight t [ ~< (p - 1)/2] in the case of  0 ~ 1 errors, or p - t [ > (p - 1)/2] - 
in the case of  1 --)0 errors. Thus, when the weight of  $2 is ~<(p 1)/2, the weight of  $2 specifies 
the number of  errors, t, and the nonzero bit positions of S 2 specify the erroneous columns. 
Similarly, when the weight of  $2 is > (p -- 1)/2, the number of errors, t, and the erroneous columns 
can be obtained by complementing the syndrome $2. Hence, if we know the line (row) in error 
then error correction can be performed. For this, the syndrome S~ must satisfy the following 
conditions: 
(1) I f  t, where 1 ~< t ~< (p - 1)/2, errors occur in line i, 0 ~< i ~< b - 1, then syndrome, Sl, must 
not be equal to zero, i.e. $1 -= +_ t 2 ~ ~ 0 mod A. 
(2) The syndromes corresponding to t errors in line i, and that in line/', must not be equal, where 
i C j, O<~i,. j<~b-1 and 1 ~<t ~<(p-1) /2 ,  i.e. _+tT~ +_t2 jmod A. 
As we mentioned before, when b is a prime, A = 2 ~ - l; otherwise A will be equal to the largest 
prime less than 2 h -  1. In either case, 2 is relatively prime to A. Moreover, t ~< (p - 1)/2 < A. 
Hence, Condit ion 1 is satisfied. Condit ion 2 is also satisfied by either Theorem 2.1 when A = 2 h - 1 
or, by Theorem 2.2 when A is a prime. 
Further, when the errors are confined to the last character, X~, which is the ARC2, S~ = 0. Thus, 
the syndromes due to line errors are all distinct and hence the code is also capable of  correcting 
line errors. 
In the above code the number of  information and check bits will be equal to b >< (p - I) and 
2b +p + 1 respectively. Thus, the information rate, (number of  information bits)/(total number 
of  bits), of  the code is 1 - (2b +p + 1)/(p + 1) (b + 1). To achieve higher information rate, we can 
take A = 26 - 1, if b is a prime, or A as the largest prime less than 2 6 - -  1, if b is not a prime, and 
p as the largest prime less than A. For example, in a system with 8 data lines (9 lines including 
ARC2), we can take A = 251 and p = 241. Then, the number of  information and check bits will 
be respectively, 8 x 240 = 1920 and 241 + 8 + 9 = 258. Thus, the information rate of  the code is 
(1 - 258/2178) x 100-  88.2%. 
D. Encoding and decoding logic 
Encoding. We need to find 3 check characters, ARCI ,  ARC2 and parity check (PC). A b-bit long 
residue check register 1, (RCR1), can be used to find the ARC1. Initially, RCR1 is cleared. As 
each information byte is stored the byte is added (mode A addition) to the contents of  RCR1. After 
all data bytes are stored, the complement of  RCRI  with respect to mod A addition (i.e. mod A 
additive inverse) is stored as the ARC1. To find the first b bits of  the parity check byte, we can 
use a b-bit long parity register, PR. Initially, PR is cleared. As each byte is stored the byte is XORed 
with the contents of  the PR and loaded back into the PR. After storing all the bytes, the contents 
of  PR is stored as the first b bits of  the parity check. This gives the even parity check for the 
horizontal characters. 
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To find ARC2, we can use a third register, residue check register 2 (RCR2), which is p bits long. 
Initially, RCR2 is cleared. As each byte is stored the number of ones in each byte is counted, added 
this to the contents of RCR2 (mod 2 p - 1 addition, which is same as one's complement addition) 
and rotated left cyclically one bit, except when storing the last character, at that time, the rotation 
operation should not be performed. The bitwise complement of RCR2 (i.e. mod 2 p -  1 addition 
inverse) is stored at the ARC2. The ARC2 calculated this way gives the correct check because, 
in the binary representation of x~ = (a~o, aa, . . . ,  a~p_~) the weights of aio,aa . . . .  ,a~,_~) are 
2 p- ~, 2 p 2 . . . .  ,20 respectively. Further, a left shift of a number in the register is equivalent o 
multiplication of the number by 2. 
The number of ones in a byte can be counted by a tree of adders as follows. At level 1 the bits 
are divided into [b/2 J groups of 2 consecutive bits each. Using Lb/2J 1-bit adders, which have 
2 output bits, the bits in each group are added. At level 2, using [b/22~ 2-bit adders, which have 
3 output bits, again the consecutive 2 bit numbers are added and so on. The output at level 
[-log2b ] gives the binary number, which is equal to the weight of the input byte. 
Decoding. For decoding also we need 3 registers RCR1, RCR2 and PR. The lengths of RCRI ,  
RCR2 and PR are respectively, b, p and b + 1 bits. Again the bytes are added (mod A addition) 
including the ARCI  byte, to get the syndrome S~ in RCRi .  The horizontal characters are also 
added (mod 2 p -  1 addition) including the ARC2, to get the syndrome $2. Since data transfer is 
byte-serial, this addition can be done as explained in the encoding section. The parity error 
syndrome, S0, is calculated and stored in the register PR. When the contents of RCR1, RCR2 and 
PR are all zero, there is no error. When the weight of the word Sp, which is in PR, is greater than 
1, this implies a byte error. From parity syndrome pattern we know the lines (or rows) in error. 
To find the erroneous byte error position, we stored the weight of the word in PR in a counter 
R1, which is a rood (2 p - 1) counter. Rotate left RI,  till the contents of R1 or its complement is
equal to the contents of RCR2. Let i be the number of rotations. Then byte Bp_ ~ _~ is the byte 
in error. The erroneous bits in this byte can be identified using the parity syndrome pattern and 
those erroneous bits can be complemented to get the correct data. 
When the weight of the parity byte syndrome is zero or one with S~ :~ 0 and $2 ~ O, this implies 
line error. The weight, t, of RCR2 is counted. If  t ~< (p - 1)/2 then this implies that the errors are 
of 0---, i type. The weight, t, is stored in a register R2, which is mod A counter and shifted left 
till the contents of R2 is equal to RCR1. The number of shifts, j, indicates the erroneous line. On 
the other hand, if the weight, t, is > (p - 1)/2, then this implies 1 ~ 0 errors. Complement RCR2. 
Let the weight of RCR2 after complementation be t'. Store this weight, t', in R2 and shift left 
R2 till R2 is equal to the complement of RCR1. Again, the number of shifts, j, indicates the 
erroneous line. Whenever there is a one in RCR2, the corresponding bit of line j is complemented 
to get the correct data word. 
Example. Let the number of information lines, b, be 3. Then we can take A = 7 and P = 5. An 
error free data block and an erroneous data block are shown below: 
0 1 2 3 4 5 0 1 2 3 4 5 
0 1 1 1 0 1 0 
0 1 1 1 0 1 1 
0 1 1 1 0 1 2 
1 0 1 0 0 0 3 
Error free data 
0 1 I 1 0 1 
1 1 1 1 1 1 
0 1 1 1 0 1 
1 0 1 0 0 0 
2, 0 ~ 1 errors in line 1. 
After reading data; for S~ as contents of RCR1 we have S~ = 100 = 4, for $2 as contents of RCR2 
we have $2 = 10001 = 17 and for Sp as contents of PR we have Sp = 0000. Since S~ :~ 0 and Sp = 0 
this indicates line error. Furthermore, the weight of $2 ~< (p - I)/2 and hence the errors are of 0 ~ I 
type. The register R2 is loaded with 010, which is the weight of RCR2, and shifted left. After first 
shift the contents of R2 is equal to that of RCR1. Thus, line 1 is in error. Since the nonzero bit 
positions of $2 are 0 and 4 the erroneous bits in line 1 are 0 and 4. These bits can be complemented 
to get the correct data. 
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As another example, let there be 2, 1 ~ 0 errors in line 1 as shown below: 
0 1 2 3 4 5 
0 1 1 1 0 1 
0 0 0 1 0 1 
0 1 I 1 0 1 
1 0 1 0 0 0 
2, 1 ~ 0 errors in line 1. 
Then S, = contents of  RCRI  = 011, $2 = contents of  RCR2 = 10011 and Sp =contents  of  
PR = 0000. Since S, 4: O, $2 4:0 and Sp = 0 this indicates line error. Furthermore, since the weight 
of  $2 = 3 > (p - 1)/2 this indicates 1 ~ 0 errors. By complementing both S~ and $2 we get ,~, = 100 
and ~2 = 01100. The weight, 010, of  $2 is loaded into R2 and shifted left. After first shift the 
contents of  R2 is equal to $1 and this indi~tes line 1 is in error. Since the nonzero bits of $2 are 
1 and 2 the corresponding bits of  line 1 c/m be complemented to get the correct data. 
Remarks. (1) The line error correcting capabilities of  the code is better than what we explained 
above. Suppose there are some odd number of  unidirectional errors in a line. The line in error can 
be found out from the parity syndrome Sp. Furthermore, since t2~ - (p -  t)2 ~ mod A, for 
1 ~< i ~< b-  1, these errors can be corrected. Thus, the code is capable of  correcting not only 
(p - 1)/2 or fewer unidirectional errors but also odd number unidirectional errors in a line. 
(2) It can be proved that the code with P = A, where A is the largest prime less than 2 b - 1, is 
capable of  correcting A - 1 or fewer unidirectional line errors. This is because t2 i ~ (A - t)2 j mod 
A, for 1 ~<t ~<A - 1, and O<~i,.j<~b - 1. 
3. L INE  ERROR CORRECTING CODES- -A  MODIF ICAT ION 
In [11], codes capable of  correcting unidirectional errors confined to single track in shift register 
memories are given. When the number of  data lines (tracks), b, is a prime, using the theory 
developed in this paper, we can design higher information rate codes, as explained below. 
The basic code format is shown in Fig. 2. There are two checks, the arithmetic residue check 
(ARC) and the parity check (PC). The ARC is generated such that 
A-1  
B.-= 0 mod A, 
i~ l  
where A is an appropriate check base. The parity check is the even (or odd) parity over the vertical 
characters. 
I 
01 
I 
L 
I 
--r 
I 
i I 
I 
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I 
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Fig. 2. Code format for line error correction. ARC--arithmetic residue check; VPC--vertical parity check. 
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For error correction purposes, we define the syndrome S as 
A-1  
S= ~ B imodA.  
i=1  
When there is no error in the data line, we get S = 0. On the other hand, if there are k errors in 
line i, 0 ~< i ~<b - 1 then S = +k2 i mod A for 0~ 1 errors or S = -k2  i mod .4 for 1 ~0 errors. 
Further, the erroneous bytes (columns) and the number of  error bits, k, can be obtained form the 
parity syndrome pattern. Thus, if we know the line in error correction can be obtained. To find 
the erroneous track, the syndrome and hence the check base must satisfy the following two 
conditions: 
(1) The syndrome S, for k errors, 1 ~< k < .4 in a data line i, 0 ~< i ~< b - 1 should not be zero, 
i.e. +k2  i ~ 0 mod .4. 
(2) The syndromes corresponding to k errors each, 1 ~< k < .4, in two different data lines, i and 
j, 0 ~< i, j ~< b - 1 must not be equal, i.e. +k2  i :~ +k2 j mod .4. 
To satisfy these conditions, we have proposed in [11], that .4 must be equal to the largest prime 
less than or equal to 2 h - 1. However, when the number of  data lines, b, is a prime we can always 
take .4 = 2 b - I. From Theorem 2.1 when b is a prime and .4 = 2 b - 1 then the check base A satisfies 
the above two conditions. Thus, the code is capable of  correcting line errors. 
When b is a prime, 2 b -  1 may be a prime, which is called Mersenne prime, Mh. In that case 
the codes proposed here and that in [11] are the same. However, when b is a prime and 2 b -  1 is 
not a prime, the codes proposed here have higher information rate. Further, the encoding/decoding 
circuit implementation is easier because, when .4 = 2 b -  1, mod A addition is nothing but one's 
complement addition. (Known Mersenne primes: Mp = 2 p -  1 is prime for p = 2, 3, 5, 7, 13, 17, 
19, 31, 61, 89 and 107 and composite for all other primes p ~< 257 [13].) 
Note that when b is not a prime and if we take A = 2 b -  1, the check base does not satisfy the 
conditions mentioned above. For example, let .4 = 2 s - 1. Then the error syndrome corresponding 
to 17 0~1 errors in line 0 and in line 4 are same because 17 × 20-  = 17 mod 255 and 
17 x 24 = 272 = 17 mod 255. Thus the code with check base A = 2 b -  1, b not a prime, cannot 
correct all errors, as claimed in [12]. 
4. CONCLUSION 
In this paper, codes capable of  correcting byte and line unidirectional errors are developed. We 
need only one extra check byte compared to the codes given in [11], or to the CRC codes, which 
are useful in correcting symmetric errors in a line. However, the information rate of  these codes 
are much higher than that of  the CRC codes. Furthermore, the error correcting capabilities of  the 
proposed codes are also higher than that of  the codes given [11]. The encoding/decoding logic for 
these codes are simple to implement. Thus, when the error statistics in a system are of  unidirectional 
type, the proposed code gives better error protection. 
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